

BEST AVAILABLE COPY

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM	FILING DATE	CLASS	SUBCLASS	CAU	EXAMINER
10061504	02/01/2002	327	295	2816	Linh Nguyen

**APPLICANTS: Neff Robert:

**CONTINUING DATA VERIFIED: *LN*

**FOREIGN APPLICATIONS VERIFIED: *LN*

PUBLISHED ☐ DO NOT PUBLISH ☐

RESCIND ☐

Foreign priority claimed ☐ yes ☒ no

US 119 conditions met ☐ yes ☒ no

Verified and Acknowledged Examiner's initials *LN*

ATTORNEY DOCKET NO

10010205-1

TITLE: Interlaced clock signal generator having serial delay and ring counter architecture

U.S. DEPT. OF COMM. / PAT. & TM. / PTO-435 (Rev. 10-94)

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Total Claims	Print Claim for 0.6
ISSUE FEE		DRAWING	
Amount Due	Date Paid	Sheet Drawg.	Figs. Drawg. Print Fig.
		Application Examiner	
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)